

CLAIMS

- 1 1. An apparatus comprising:
2 at least one processor;
3 a memory coupled to the at least one processor;
4 an integrated circuit design residing in the memory, the integrated circuit design
5 including a plurality of logic blocks;
6 a static timing tool residing in the memory and executed by the at least one
7 processor, the static timing tool performing analysis that results in a plurality of slack
8 computations;
9 a timing analysis mechanism residing in the memory and executed by the at least
10 one processor, the timing analysis mechanism including a dummy edge mechanism that
11 creates a dummy clock test edge for a selected logic block that has a clock test signal and
12 a data launch signal that are on opposite edges in a manner that results in the dummy
13 clock test edge and the data launch signal being on the same edge, the static timing tool
14 automatically identifying in the integrated circuit design at least one common logic block
15 through which the clock test signal and the data launch signal both pass before arriving at
16 the selected logic block, the timing analysis mechanism automatically improving at least
17 one of the plurality of slack computations due to the at least one common logic block.
- 1 2. The apparatus of claim 1 wherein the static timing tool is EinsTimer.
- 1 3. The apparatus of claim 1 wherein the timing analysis mechanism determines a
2 difference between fastest and slowest delay through the at least one common logic block,
3 multiplies the difference by a correction factor, and adjusts the slack by the difference
4 multiplied by the correction factor.

1 4. The apparatus of claim 1 wherein the timing analysis mechanism improves at least
2 one of the plurality of slack computations using at least one user delta adjust parameter to
3 adjust the clock test signal.

1 5. The apparatus of claim 1 wherein the timing analysis mechanism provides input to
2 the static timing tool but is not part of the static timing tool.

1 6. An apparatus comprising:
2 at least one processor;
3 a memory coupled to the at least one processor;
4 an integrated circuit design residing in the memory, the integrated circuit design
5 including a plurality of logic blocks;
6 a static timing tool residing in the memory and executed by the at least one
7 processor, the static timing tool performing analysis that results in a plurality of slack
8 computations; and
9 a timing analysis mechanism residing in the memory and executed by the at least
10 one processor, the timing analysis mechanism being separate from the static timing tool
11 and providing input to the static timing tool, wherein the timing analysis mechanism
12 creates a dummy clock test edge for a selected logic block that has a clock test signal and
13 a data launch signal that are on opposite edges in a manner that results in the dummy
14 clock test edge and the data launch signal being on the same edge, the static timing tool
15 automatically identifying in the integrated circuit design at least one common logic block
16 through which the clock test signal and the data launch signal both pass before arriving at
17 the selected logic block, the timing analysis mechanism automatically improving at least
18 one of the plurality of slack computations due to the at least one common logic block
19 using at least one user delta adjust parameter to adjust the clock test signal.

1 7. The apparatus of claim 6 wherein the static timing tool is EinsTimer.

1 8. The apparatus of claim 6 wherein the timing analysis mechanism determines a
2 difference between fastest and slowest delay through the at least one common logic block,
3 multiplies the difference by a correction factor, and adjusts the slack by the difference
4 multiplied by the correction factor.

1 9. A computer-implemented method for performing static timing analysis on an
2 integrated circuit design, the method comprising the steps of:
3 identifying a first logic block in the integrated circuit design that includes a clock
4 test signal and a data launch signal that occur on opposite edges;
5 calculating slack between the clock test signal and the data launch signal;
6 creating a dummy clock test signal on the first logic block in a manner that the
7 dummy clock test signal and the data launch signal occur on the same edge;
8 automatically identifying at least one common block through which both the clock
9 test signal and the data launch signal pass before reaching the first logic block; and
10 adjusting the slack according to delay characteristics through the at least one
11 common block.

1 10. The method of claim 9 wherein the step of adjusting the slack comprises the steps
2 of:
3 (A) determining a difference between fastest and slowest delay through the at least
4 one common block;
5 (B) multiplying the difference in (A) by a correction factor; and
6 (C) adjusting the slack by the result of the calculation in (B).

1 11. A computer-implemented method for performing static timing analysis on an
2 integrated circuit design, the method comprising the steps of:
3 identifying a first logic block in the integrated circuit design that includes a first
4 clock test signal and data launched by a first data launch signal, where the first clock test
5 signal and the first data launch signal occur on the same edge;
6 calculating a first slack number corresponding to slack between the first clock test
7 signal and the data launched by the first data launch signal;
8 identifying a second logic block in the integrated circuit design that includes a
9 second clock test signal and data launched by a second data launch signal where the
10 second clock test signal and the second data launch signal occur on opposite edges;
11 calculating a second slack number corresponding to slack between the second
12 clock test signal and the data launched by the second data launch signal;
13 creating a dummy clock test edge at the second logic block so the dummy clock
14 test edge and the second data launch signal occur on the same edge;
15 automatically identifying a first set of common blocks through which both the
16 first clock test signal and the first data launch signal pass before reaching the first logic
17 block;
18 automatically adjusting the first slack number according to delay characteristics
19 through the first set of common blocks;
20 automatically identifying a second set of common blocks through which both the
21 second clock test signal and the second data launch signal pass before reaching the second
22 logic block; and
23 automatically adjusting the second slack number according to delay characteristics
24 through the second set of common blocks.

1 12. The method of claim 11 wherein the step of automatically adjusting the first slack
2 number comprises the steps of:

3 (A) determining a difference between fastest and slowest delay through the first
4 set of common blocks; and

5 (B) adjusting the first slack number by the difference calculated in (A).

1 13. The method of claim 11 wherein the step of automatically adjusting the second
2 slack number comprises the steps of:

3 (A) determining a difference between fastest and slowest delay through the second
4 set of common blocks;

5 (B) multiplying the difference in (A) by a correction factor; and

6 (C) adjusting the second slack number by the result of the calculation in (B).

1 14. The method of claim 11 wherein the step of automatically adjusting the second
2 slack number comprises the step of defining at least one user delta adjust parameter for
3 the second clock test signal.

- 1 15. A program product comprising:
2 a timing analysis mechanism that includes a dummy edge mechanism that creates
3 a dummy clock test edge for a selected logic block in an integrated circuit design, the
4 selected logic block having a clock test signal and a data launch signal that are on
5 opposite edges, the dummy edge mechanism creating the dummy clock test edge so the
6 dummy clock test edge and the data launch signal are on the same edge, the timing
7 analysis mechanism automatically identifying in the integrated circuit design at least one
8 common logic block through which the clock test signal and the data launch signal both
9 pass before arriving at the selected logic block, the timing analysis mechanism
10 automatically improving at least one of the plurality of slack computations due to the at
11 least one common logic block; and
12 computer readable signal bearing media bearing the timing analysis mechanism.
- 1 16. The program product of claim 15 wherein the signal bearing media comprises
2 recordable media.
- 1 17. The program product of claim 15 wherein the signal bearing media comprises
2 transmission media.
- 1 18. The program product of claim 15 wherein the static timing tool is EinsTimer.
- 1 19. The program product of claim 15 wherein the timing analysis mechanism
2 determines a difference between fastest and slowest delay through the at least one
3 common logic block, multiplies the difference by a correction factor, and adjusts the slack
4 by the difference multiplied by the correction factor.

- 1 20. The program product of claim 15 wherein the timing analysis mechanism
- 2 improves at least one of the plurality of slack computations using at least one user delta
- 3 adjust parameter to adjust the clock test signal.

1 21. A program product comprising:
2 a timing analysis mechanism that is separate from a static timing tool and that
3 provides input to the static timing tool, the timing analysis mechanism creating a dummy
4 clock test edge for a selected logic block that has a clock test signal and a data launch
5 signal that are on opposite edges in a manner that results in the dummy clock test edge
6 and a data launch signal on a logic block in an integrated circuit design occurring on the
7 same edge, the timing analysis mechanism automatically identifying in the integrated
8 circuit design at least one common logic block through which the clock test signal and the
9 data launch signal both pass before arriving at the selected logic block, the timing
10 analysis mechanism automatically improving at least one of the plurality of slack
11 computations due to the at least one common logic block using at least one user delta
12 adjust parameter to adjust the clock test signal; and
13 computer readable signal bearing media bearing the timing analysis mechanism.

1 22. The program product of claim 21 wherein the signal bearing media comprises
2 recordable media.

1 23. The program product of claim 21 wherein the signal bearing media comprises
2 transmission media.

1 24. The program product of claim 21 wherein the static timing tool is EinsTimer.

1 25. The program product of claim 21 wherein the timing analysis mechanism
2 determines a difference between fastest and slowest delay through the at least one
3 common logic block, multiplies the difference by a correction factor, and adjusts the slack
4 by the difference multiplied by the correction factor.

* * * * *